


EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP Section 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.



INFORMATION DISCLOSURE CITATION

Attorney Docket	Serial No.
P 6079.11005	09/837,887
Voorakaranam et al. et al.	
Filing	Group
April 18, 2001	RECEIVED 2858 2857 JUL 15 2002

OTHER DOCUMENTS

(Including Author, Title, Date, Pertinent Pages, Etc.)

Technology Center 2100


<i>Y</i>	R. Voorakaranam & A. Chatterjee, "Test Generation for Accurate Prediction of Analog Specifications," IEEE VLSI Test Symposium (2000) 137-142. (<i>No month</i>)
<i>D</i>	J.H. Friedman, "Multivariate Adaptive Regression Splines," The Annals of Statistics, Vol. 19, No. 1, 1-141. (<i>No month</i>)
<i>P</i>	P.A. Variyam and A. Chatterjee, "Specification-Driven Test Design for Analog Circuits," International Symposium on Defect and Fault Tolerance in VLSI Systems (1998) 335-340. (<i>No month</i>)
<i>T</i>	T. Wilson, "Test Challenges for Next-Generation RF Devices," EE Evaluation Engineering, Vol. 39, No. 11 (2000) 31-37. (<i>No month</i>)
<i>D</i>	D.A. Coley, An Introduction to Genetic Algorithms for Scientists and Engineers, World Scinetific (1996) 1-16. (<i>No month</i>)
<i>C</i>	Cadence SpectreRF Simulator User Guide (December 1999), <i>16 pages</i> .
<i>O</i>	Cadence OCEAN Reference Guide (December 1999), <i>18 pages</i> .
<i>M</i>	RF Micro-Devices, Low Noise Amplifier/Mixer (March 2001), <i>6 pages</i> .
<i>S</i>	S. Cherubal & A. Chatterjee, "Parametric Fault Diagnosis for Analog Systems Using Functional Mapping," Proceedings, Design, Automation and Test in Europe (1999) 195-200. (<i>No month</i>)
<i>N</i>	P.N. Variyam & A. Chatterjee, "Enhancing Test Effectiveness for Analog Circuits Using Synthesized Measurements," VLSI Test Symposium (1998) 132-137. (<i>No month</i>)
<i>A</i>	A. Walker, W. Alexander & P.K. Lala, "Fault Diagnosis in Analog Circuits Using Element Modulation," IEEE Design and Test of Computers (March 1992) 19-29.
<i>V</i>	H. Walker & S.W. Director, "VLASIC: A Catastrophic Fault Yield Simulator for Integrated Circuits," IEEE Transactions on Computer-Aided Design (October 1986) 541-556.
<i>N</i>	N.Nagi, A. Chatterjee, A. Balivada & J.A. Abraham, "Fault-Based Automatic Test Generation for Linear Analogy Devices," Proceedings, International Conference on Computer-Aided Design (1993) 88-91. (<i>No month</i>)
<i>S</i>	M. Salamani & B. Kaminska, "Multifrequency Analysis of Faults in Analog Circuits," IEEE Design and Test of Computers (1995) 70-80. (<i>No month</i>)
<i>H</i>	B. Hamida, K. Saab, D. Marche, B. Kaminska & G. Qusnel, "LIMSoft: Automated Tool for Design and Test Integration of Analog Circuits," International Test Conference (1996) 571-580. (<i>No month</i>)
<i>W</i>	H.H. Zheng, A. Balivada & J.A. Abraham, "A Novel Test Generation Approach for Parametric Faults in Linear Analog Circuits," VLSI Test Symposium (1996) 470-475. (<i>No month</i>)

Examiner: *H. Walker*

Date Considered: *4/15/02*

TECHNOLOGY CENTER 2800
APR 25 2002
RECEIVED
Page 2 of 4

09/837,887




		A. Balivada, J. Chen & J.A. Abraham, "A Novel Test Generation Approach for Parametric Faults in Linear-Analog Circuits," VLSI Test Symposium (1996) 470-475.
		A. Abderrahman, E. Cerny & B. Kaminska, "CLP-Based Multifrequency Test Generation for Analog Circuits," VLSI Test Symposium (1997) 158-165. (No month)
		G. Devarayanadurg & M. Soma, "Dynamic Test Signal Design for Analog ICs," Proceedings, International Conference on Computer-Aided Design (1995) 627-629. (No month)
		W. Verhaegen, G. Van de Plas & G. Gielen, "Automated Test Pattern Generation for Analog ICs," Proceedings, VLSI Test Symposium (1997) 296-301. (No month)
		J.B. Brockman & S.W. Director, "Predictive Subset Testing: Optimizing IC Parametric Performance Testing for Quality, Cost and Yield," IEEE Transactions on Semiconductor Manufacturing, Vol. 2 (1989) 104-113. (No month)
		W. Maly & Z. Pizlo, "Tolerance Assignment for IC Selection Tests," IEEE Transactions on Computer-Aided Design (April 1985) 156-162
		T.M. Souders & G.N. Stenbakken, "Cutting the High Cost of Testing," IEEE Spectrum (March 1991) 48-51
		S.D. Huss & R.S. Gyurcsik, "Optimal Ordering of Analog IC Tests to Minimize Time," Proceedings, Design Automation Conference (1991) 494-499. (No month)
		L. Milor & A.L. Sangiovanni-Vincentelli, "Minimizing Production Test Time to Detect Faults in Analog Circuits," IEEE Transactions on Computer-Aided Design, Vol. 13 (1994) 796-813. (No month)
		M.J. Marlett & J.A. Abraham, "DC-IATP: An Iterative Analog Circuit Test Generation Program for Generating DC Single Pattern Tests," Proceedings, IEEE International Test Conference (1988) 839-845. (No month)
		G. Devarayanadurg & M. Soma, "Analytic Fault Modeling and Static Test Generation for Analog ICs," International Conference for Computer-Aided Design (1994) 44-47. (No month)
		W.M. Lindermeir, H.E. Graeb & K.J. Antreich, "Design Based Analog Testing by Characteristic Observation Inference," International Conference for Computer-Aided Design (1995) 620-626. (No month)
		C.Y. Pan & K.T. Cheng, "Implicit Functional Testing for Analog Circuits," VLSI Test Symposium (1996) 489-494. (No month)
		P.N. Variyam & A. Chatterjee, "Test Generation for Comprehensive Testing of Linear Analog Circuits Using Transient Response Sampling," International Conference on Computer-Aided Design (1997) 382-385. (No month)
		K.J. Antreich, H.E. Graeb & C.U. Wieser, "Circuit Analysis and Optimization Driven by Worst Case Distances," IEEE Transaction on CAD, Vol. 13 (1994) 57-71. (No month)
		D.G. Saab, Y.G. Saab & J.A. Abraham, "CRIS: A Test Cultivation Program for Sequential VLSI Circuits," Proceedings: International Conference on Computer-Aided Design (1992) 216-219. (No month)
		G. Devarayanadurg, P. Goteti & M. Soma, "Hierarchy Based Statistical Fault Simulation of Mixed-Signal ICs," International Test Conference (1996) 521-527. (No month)
		A. Basilevsky, "Statistical Factor Analysis and Related Methods, Theory and Applications," Wiley Series in Probability and Mathematics (1994), 44 pages. (No month)

Examiner *Kel Williamson*

Date Considered 9-10-04

TECHNOLOGY CENTER 2800
APR 25 2002

RECEIVED



I.T. Jolliffe, "Discarding Variables in a Principle Component Analysis, I. Artificial Data," Applied Statistics, Vol. 22 (1973) 21-31. (No month)

L. Milor & A.L. Sangiovanni-Vincentelli, "Optimal Test Set Design for Analog Circuits," International Conference on Computer-Aided Design (1990) 294-297. (No month)

A.V. Gomes & A. Chatterjee, "Minimal Length Diagnostic Tests for Analog Circuits Using Test History," Design, Automation and Test in Europe (1999) 189-194. (No month)

MATLAB Optimization Toolbox User's Guide, 4 pages. (No month)

RECEIVED

Examiner

Kelli Wilkinson

Date Considered

9-15-04

JUL 15 2002

Technology Center 2100

Page 4 of 4

RECEIVED

APR 25 2002

TECHNOLOGY CENTER 2800